<p><a href="https://testsite.wildrivertech.com/wp-content/uploads/2018/01/WRT_ClassesTraining_2016_41.pdf">Download the Wild River Technology signal integrity training brief.  </a></p>
<p><a href="https://testsite.wildrivertech.com/wp-content/uploads/2018/01/Simbeor-Training-Brief.pdf">Download the Simbeor EDA training brief.</a></p>
<p>Contact us to set up a training class: <a href="mailto:sales@wildrivertech.com">sales@wildrivertech.com</a>.</p>
<p><strong>Classes Offered</strong></p>
<table width="100%">
<tbody>
<tr>
<td style="text-align: center; background-color: #4bacc6; padding: 5px;" width="92"><span style="color: #ffffff;"><strong>Class No.</strong></span></td>
<td style="text-align: center; background-color: #4bacc6; padding: 5px;" width="615"><span style="color: #ffffff;"><strong>Title</strong></span></td>
</tr>
<tr style="border-top: 2px solid #000000;">
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>ADS-01</strong></span></td>
<td style="padding: 5px;" width="615"><span style="color: #000000;">Advanced Time-Domain Analysis (TDR/TDT) Using Keysight ADS</span></td>
</tr>
<tr>
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>ADS-02</strong></span></td>
<td style="padding: 5px;" width="615"><span style="color: #000000;">Advanced ADS for Signal Integrity Engineers</span></td>
</tr>
<tr style="border-top: 2px solid #000000;">
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>JITT-01</strong></span></td>
<td style="padding: 5px; background: #ccc;" width="615"><span style="color: #000000;">10G BASE KR</span></td>
</tr>
<tr>
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>JITT-02</strong></span></td>
<td style="padding: 5px; background: #ccc;" width="615"><span style="color: #000000;">100G Ethernet Signaling</span></td>
</tr>
<tr>
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>JITT-03</strong></span></td>
<td style="padding: 5px; background: #ccc;" width="615"><span style="color: #000000;">Advanced Crosstalk and Peak Distortion Analysis, Conquering Difficult SI</span></td>
</tr>
<tr>
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>JITT-04</strong></span></td>
<td style="padding: 5px; background: #ccc;" width="615"><span style="color: #000000;">Get up to Date in High-Speed Tech: COM, ICN, eTJ, eBUJ</span></td>
</tr>
<tr>
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>JITT-05</strong></span></td>
<td style="padding: 5px; background: #ccc;" width="615"><span style="color: #000000;">Channel Optimization by Combining Modeling and Measurement</span></td>
</tr>
<tr>
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>JITT-06</strong></span></td>
<td style="padding: 5px; background: #ccc;" width="615"><span style="color: #000000;">Advancing to the Edge: 56G Design, Compliance, and Debug</span></td>
</tr>
<tr style="border-top: 2px solid #000000;">
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>SI-01</strong></span></td>
<td style="padding: 5px;" width="615"><span style="color: #000000;">Jitter Analysis Essentials for Signal Integrity Engineers</span></td>
</tr>
<tr>
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>SI-02</strong></span></td>
<td style="padding: 5px;" width="615"><span style="color: #000000;">Mastering High-Speed I/O: Compliance, Diagnostics, and Simulation</span></td>
</tr>
<tr>
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>SI-03</strong></span></td>
<td style="padding: 5px;" width="615"><span style="color: #000000;">Understanding, Debugging, and Testing High-Speed I/O</span></td>
</tr>
<tr>
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>SI-04</strong></span></td>
<td style="padding: 5px;" width="615"><span style="color: #000000;">Advanced TDR and VNA Measurement Methodology</span></td>
</tr>
<tr>
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>SI-05</strong></span></td>
<td style="padding: 5px;" width="615"><span style="color: #000000;">WRT Channel Modeling for Advanced EDA to Measurement Correspondence</span></td>
</tr>
<tr>
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>SI-06</strong></span></td>
<td style="padding: 5px;" width="615"><span style="color: #000000;">Introduction into computational electromagnetics for interconnect analysis</span></td>
</tr>
<tr>
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>SI-07</strong></span></td>
<td style="padding: 5px;" width="615"><span style="color: #000000;">Multiport theory for interconnect analysis</span></td>
</tr>
<tr>
<td style="text-align: center; background-color: #4bacc6;"><span style="color: #ffffff;"><strong>SI-08</strong></span></td>
<td style="padding: 5px;" width="615"><span style="color: #000000;">Analysis of signal propagation in interconnects</span></td>
</tr>
<tr>
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>SI-09</strong></span></td>
<td style="padding: 5px;" width="615"><span style="color: #000000;">Simbeor EDA Training for Signal Integrity Engineers</span></td>
</tr>
<tr style="border-top: 2px solid #000000;">
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>TDR-01</strong></span></td>
<td style="padding: 5px; background: #ccc;" width="615"><span style="color: #000000;">TDR Basics</span></td>
</tr>
<tr style="border-bottom: 2px solid #000000;">
<td style="text-align: center; background-color: #4bacc6;" width="92"><span style="color: #ffffff;"><strong>TDR-02</strong></span></td>
<td style="padding: 5px; background: #ccc;" width="615"><span style="color: #000000;">TDR Based Modeling Using Tektronix’ IConnect</span></td>
</tr>
</tbody>
</table>
<p>Meet the Instructors:</p>
<table style="border: none; font-size: 0.8em; line-height: 1.2em;" width="100%">
<tbody>
<tr valign="top">
<td style="border: none; padding: 10px;" width="16%"><strong>James Bell<br /><br /></strong> <img class=" size-full wp-image-50" src="https://testsite.wildrivertech.com/wp-content/uploads/2018/01/jimbell.jpg" width="100%" /><br /><br /> James teaches Simbeor basics. He is one of the founders of Wild River Technology and is an experienced design and signal integrity engineer with over 30 years’ experience in complex system design, interconnect, and signal integrity engineering. He has been a consultant to engineering organizations world-wide, with expertise in pre- and post-route signal integrity and timing validation for advanced systems. He earned his B.S. in Electrical Engineering at Northern Arizona University.</td>
<td style="border: none; padding: 10px;" width="16%"><strong>Alfred Neves<br /><br /></strong> <img class=" size-full wp-image-53" src="https://testsite.wildrivertech.com/wp-content/uploads/2018/01/alneves.jpg" width="100%" /><br /><br /> Al teaches VNA, TDR, and channel modeling classes. Al is a Signal Integrity practitioner with over 30 years of experience in design and applications, and is one of the founders of WRT, and developed their physical layer and channel modeling platforms.</td>
<td style="border: none; padding: 10px;" width="16%"><strong>Tom Dagostino<br /><br /></strong> <img class=" size-full wp-image-54" src="https://testsite.wildrivertech.com/wp-content/uploads/2018/01/tomdagostino.jpg" width="100%" /><br /><br /> Tom founded Teraspeed Labs in 2002 to make measurement based IBIS Models and Signal Integrity related measurements for end customers. This is the continuation of his work that started in 1994 at Zeelan Technology and Mentor Graphics. In addition Tom supports the Tektronix IConnect TDR based modeling tool. Tom was also employed at Tektronix between 1974 and 1993 as a design engineer of digital oscilloscopes, project manager and performed market research and product planning in an inbound marketing position. Tom was awarded with 10 US patents during his early work developing digital oscilloscopes. Tom has also developed and taught classes on IBIS modeling and debugging, TDR technology and measurement based modeling techniques. Tom earned his BSEE from Worcester Polytechnic Institute.</td>
<td style="border: none; padding: 10px;" width="16%"><strong>Yuriy Shlepnev, Ph.D.<br /><br /></strong> <img class=" size-full wp-image-55" src="https://testsite.wildrivertech.com/wp-content/uploads/2018/01/yuriyshlepnev.jpg" width="100%" /><br /><br /> Yuriy teaches Advanced Electromagnetic Principles for Signal Integrity Engineers and is President and Founder of Simberian Inc., where he develops Simbeor electromagnetic signal integrity software. He received his Ph.D. degree in computational electromagnetics from Siberian State University of Telecommunications and Informatics in 1990. He was the principal developer of electromagnetic simulator for Eagleware Corporation and the leading developer of electromagnetic software for simulation of signal and power distribution networks at Mentor Graphics.</td>
<td style="border: none; padding: 10px;" width="16%"><strong>Ransom Stephens, Ph.D<br /><br /></strong> <img class=" size-full wp-image-56" src="https://testsite.wildrivertech.com/wp-content/uploads/2018/01/ransomstephens.jpg" width="100%" /><br /><br /> Ransom teaches all jitter classes and helps engineers advance to technology's cutting edge. A pioneer in jitter analysis, he has served on the electrical working groups for several high data rate standards and has written over 300 articles, white papers, and application notes in the electronics industry.</td>
</tr>
</tbody>
</table>
<p> </p>
<p> </p>
<p> </p>