<p><img src="http://www.electronicdesign.com/sites/electronicdesign.com/files/styles/article_featured_standard/public/Keysight_ED-MWRF_126webinar_595x335.jpg?itok=IJYrKbWx" alt="Keysight Webinar" width="300" class="medium js-imgpxr" title="Keysight Webinar" /></p>
<p>This webcast introduces a forensic channel analysis approach that implements both measurement hardware and EDA tools with contemporary SERDES internal tools (e.g., internal eye scan) for the purpose of optimizing the BER for highly pathological channels (i.e. identifying the major contributors to signal degradation in the link). State-of-the-art pulse response analysis such as this, provides valuable insight into the behavior of the channel and the effective use of CTLE, FFE, and DFE equalization techniques, in order to mitigate crosstalk, attenuation and return loss.</p>
<p>Sponsored by Keysight Technologies</p>
<h1>&nbsp;</h1>
<h1>Speakers</h1>
<p><img src="http://beta.electronicdesign.com/sites/electronicdesign.com/files/Heidi_Barnes.jpg" alt="" class="old-inline-image" data-caption data-credit data-noderef="workspace://SpacesStore/ae18280b-1398-47a4-9d61-96ce1243b3dd" /></p>
<p><strong>Heidi Barnes</strong><br /> Senior Application Engineer<br /><strong>Keysight Technologies</strong></p>
<p><strong><img src="http://beta.electronicdesign.com/sites/electronicdesign.com/files/Al_Neves.jpg" alt="" class="old-inline-image" data-caption data-credit data-noderef="workspace://SpacesStore/b84f74ce-e0cd-4703-82eb-793416e801e5" /></strong></p>
<p><strong>Al Neves</strong><br /> Chief Technologist<br /><strong>Wild River Technology</strong></p>
<p><strong><img src="http://beta.electronicdesign.com/sites/electronicdesign.com/files/JackC-cropped.jpg" alt="" class="old-inline-image" data-caption data-credit data-noderef="workspace://SpacesStore/54f02310-4889-4b79-a163-537924482c77" /></strong></p>
<p><strong>Jack Carrel</strong><br /> Applications Engineer<br /><strong>Xilinx</strong></p>
<h1>Description</h1>
<p><img src="http://beta.electronicdesign.com/sites/electronicdesign.com/files/20161213_ads_eye_graphic.jpg" alt="" class="old-inline-image" data-caption data-credit data-noderef="workspace://SpacesStore/670493b0-e526-4750-a7dd-e3c35bab5f5b" /></p>
<p><strong>Why this webcast is important:</strong><br /> SerDes design engineers often find themselves confronted with channels that prove quite difficult to optimize. “It is all about the margins”.</p>
<p>This webcast introduces a forensic channel analysis approach that implements both measurement hardware and EDA tools with contemporary SERDES internal tools (e.g., internal eye scan) for the purpose of optimizing the BER for highly pathological channels (i.e. identifying the major contributors to signal degradation in the link). State-of-the-art pulse response analysis such as this, provides valuable insight into the behavior of the channel and the effective use of CTLE, FFE, and DFE equalization techniques, in order to mitigate crosstalk, attenuation and return loss.</p>
<p>Specific topics to be covered during this webcast include: optimization, BER, PAM-4, IBIS-AMI, S-parameters, causality, passivity, EQ, DFE, FFE, CTLE, and the latest in pulse response analysis and optimization.</p>
<p><strong>Who should view this webcast:</strong> <br /> Engineers and managers working on signal integrity design, characterization, and validation who want insight into the latest tips and techniques for optimizing the physical layer (package, PCBs &amp; interconnects) for 32Gbps to 56Gbps communication links.</p>
<p><img src="http://beta.electronicdesign.com/sites/electronicdesign.com/files/Keysight_Footer_012617.jpg" alt="" class="old-inline-image" data-caption data-credit data-noderef="workspace://SpacesStore/fd48a86f-6378-4f83-bee1-0bdd90929db6" /></p>
<h1>Webinar Registration</h1>
<p><a href="https://w.on24.com/r.htm?e=818904&amp;s=1&amp;k=921D9D59BB09612FFB61FA6887D3405C&amp;partnerref=EDbanner126" target="_blank" rel="noopener noreferrer">Register Here</a></p>